In 3D V-NAND (also called V-NAND or 3D NAND) the transistors are vertical to the chip surface and the flash memory cells are arranged in layers on top of each other. This achieves a higher memory density and simultaneously reduces the risk of inter-cell interference. Thanks to the shortened connections between the cells, the electrical power output increases and power consumption decreases as a result.